Hello everyone, I am building a custom high-power 24V Pulse Induction metal detector and I need your expert advice to review this circuit architecture and find any potential flaws, mistakes, or necessary corrections.
Key Architecture in attached PDF:
- Power Stage: 24V 6S BMS input, 50V 4700µF bulk capacitor, driven by FGH80N60 IGBT (80A, 600V) and IRF3205.
- Regulation: LM317T (+15V for TLP250), L7812CV (+12V logic), and ICL7660S (-12V analog rail for NE5532 dual supply).
- Protection & Damping: MUR1100E and 1N4148 input clamping diodes, 1N4746A gate zener, and a 330 Ohm 50W parallel damping resistor with CBB81 0.1uF 630V film capacitor.
- Timing & Sampling: NE555 timer clock, CD4011B delay window, 2N3904 analog switch, and NE5532 + LM386 audio output.
Please analyze the attached PDF schematic, point out any mistakes, and suggest what needs to be changed or corrected for stable deep-seeking performance.
Key Architecture in attached PDF:
- Power Stage: 24V 6S BMS input, 50V 4700µF bulk capacitor, driven by FGH80N60 IGBT (80A, 600V) and IRF3205.
- Regulation: LM317T (+15V for TLP250), L7812CV (+12V logic), and ICL7660S (-12V analog rail for NE5532 dual supply).
- Protection & Damping: MUR1100E and 1N4148 input clamping diodes, 1N4746A gate zener, and a 330 Ohm 50W parallel damping resistor with CBB81 0.1uF 630V film capacitor.
- Timing & Sampling: NE555 timer clock, CD4011B delay window, 2N3904 analog switch, and NE5532 + LM386 audio output.
Please analyze the attached PDF schematic, point out any mistakes, and suggest what needs to be changed or corrected for stable deep-seeking performance.

Comment